

Title	Page	Title	Page
COVER PAGE	1	ID05V(ISL95870B)	35
BLACK DIAGRAM	2	DDR1D5V & 0D75V (TPS51211)	36
TABLE OF CONTENT	3	ID8V_LDO(APL5932)	37
CPU(PCIE/DMI/FDI)	4	VCCSA(TPS51461)	38
CPU(THERMAL/CLOCK/PM)	5	LCD CONNECTOR	39
CPU(DDR)	6	HDMI OUT	40
CPU(RESERVE)	7	HDMI IN	41
CPU(VCC-CORE)	8	G-SENSOR	42
CPU(VCC_GFXCORE)	9	ChromeOS OBR / Debug connector	43
CPU(VSS)	10	HDD/ODD	44
DDR3-SODIMM1	11	SPI/RTC	45
DDR3-SODIMM2	12	USB 2.0 POWER SW	46
PCH(LVDS/CRT/DDI)	13	USB 3.0 PORT	47
PCH(PCI/USB/NVRAM)	14	REAR USB/TOUCH/ WEBCAM	48
PCH(DMI/FDI/PM)	15	MINI PCIE CARD(WLAN/BT)	49
PCH(PCI-E/SMBUS/CLOCK/CL)	16	MINI PCIE CARD(mSATA)	50
PCH(SPI/RTC/LPC/SATA/IHDA)	17	DEBUG / TPM CONNECTOR	51
PCH(GPIO/CPU)	18	ITE-8732	52
PCH(POWER1)	19	I2V	53
PCH(POWER2)	20	Battery Charger	54
PCH(VSS)	21	PWRBTN/SIDE KEY/LED	55
Front BD Connector	22	SCALAR IC (RTD2483AD)	56
AUDIO CODEC-ALC269Q	23	SCALAR POWER (RTD2483AD)	57
AUDIO AMP	24	STAND OFF/HOLE/EMI CAP	58
LAN-RTL8111F	25	GPU_PEG (1/5)	59
CARD READER-RTS5138	26	GPU_DIGITALOUT/GPIO (2/5)	60
RUN POWER & SEQUENCE	27	GPU_VRAM I/F (3/5)	61
ADAPTER	28	GPU_STRAP(4/5)	62
DCIN JACK	29	GPU_POWER/GND (5/5)	63
PWR_1P05ME	30	GPU VRAM1,2	64
5V/3D3V(TPS51125)	31	GPU VRAM3,4	65
ISL95836(VRM)(1/3)	32	ISL62882 +VGA_CORE	66
ISL95836(VCC_CORE)(2/3)	33	0D95V_VGA_S0/ID8V_VGA_S0	67
ISL95836 (VCC_GFXCORE)	34	GPU POWER (3D3V / ID5V)	68

Title	Page
NFC	69
SEQUENCE DIAGRAM	70
SMBUS BLOCK DIAGRAM	71
THERMAL/AUDIO BLOCK DIAGRAM	72
POWER BLOCK DIAGRAM	73

Project code :91.3KF01.001
PCB No :12072
Revision :SB
Project Name :PIM70L-aPisa 20"/23"
Size : 150x240mm

aPisa_-1A Schematics Document

Ivy Bridge BGA1023 Intel Panther Point

aPisa_SB F7 Paramater

~ aPisa 20" CEL UMA SKU : U,N
% aPisa 20" PDC GPU SKU : G,U,N,O
~ aPisa 20" PDC UMA SKU : U,N
~~~~~  
\$ aPisa 23" I3 GPU SKU : S,G,A,H,O

R: Unmount  
S: Scalar  
G: GPU  
U: UMA (NOT S)  
A: AMP  
N: non AMP  
H: HDMI IN  
O: OCP

### aPisa\_-1A F7 Paramater

% aPisa 20" PDC GPU SKU : G,U,N, (MarsXT)  
~ aPisa 20" PDC UMA SKU : U,N,O  
~ aPisa 20" CEL UMA SKU : U,N,O  
% aPisa 20" PDC GPU SKU : G,U,N, (SunXT)  
~~~~~  
\$ aPisa 23" I3 GPU SKU : S,G,A,H,
& aPisa 23" I3 UMA SKU : S,A,H,


GPU SKU:
Hynix R7419=8.45K(64.84515.6DL)
Samsung R7419=4.53K(64.45315.6DL)

OCP BOM manual control:
R1360,R1361,R1362,R1363 [63.R0031.16L]
Mount by BOM change list when w/o OCP

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipai Hsien 321, Taiwan, R.O.C.		
Title Cover Page		
Size Custom	Document Number aPISA	Rev SA
Date: Thursday, December 20, 2012	Sheet 1 of	73

aPisa Block Diagram (UMA)

Project code :91.3KF01.001
PCB No :12074
Revision :SA
Project Name :PIM70L-aPisa 20



SYSTEM DC/DC RT8223MGQW 31	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_Charger 3D3V_A
CPU DC/DC ISL95832HRTZ 32~33	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE
SYSTEM DC/DC ISL95832HRTZ 34	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE
SYSTEM DC/DC ISL95870BHRZ 35	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT
SYSTEM DC/DC TPS51116RGER 36	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3
LDO RT9025-25PSP 37	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0
SYSTEM DC/DC TPS51461RGER 38	
INPUTS	OUTPUTS
5V_S5	0D85V_S0
PCB LAYER	
L1:Top L2:VCC L3:Signal	L4:Signal L5:GND L6:Bottom

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1


<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Table of Content			
Size A3	Document Number aPISA	Rev SA	
Date: Thursday, December 20, 2012	Sheet 3	of	73

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.

Note:
Intel FDI supports both Lane Reversal and polarity inversion but only at PCH side. This is enabled via a soft strap.


Note:
Lane reversal does not apply to FDI sideband signals.



Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE.
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.








NOTE:
Select a Fast FET similar to 2N7002E whose rise/fall time is less than 6 ns. If HPD on eDP interface is disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up resistor on the motherboard.



SSID = CPU


CRB : 47pf
CEKLT: 43pf

20121007 Charles
Marge material



<Core Design>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (THERMAL/CLOCK/PM)		
Size Custom	Document Number aPISA	Rev SA
Date: Thursday, December 20, 2012	Sheet 5 of 73	1

SSID = CPU



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (DDR)
Size A3 Document Number aPISA Rev SA
Date: Thursday, December 20, 2012 Sheet 6 of 73

SSID = CPU

PEG Static Lane Reversal	
CFG2	PCI Express* Static x16 Lane Numbering Reversal. 1:Normal operation 0:Lane numbers Reversed

1:Normal operation

0: Lane numbers Reversed

eDP Enable	
CFG4	1:Disable 0:Enable

0:Enable


PCIe Port Bifurcation Straps	
CFG[6:5]	<div>11: x16 - Device 1 functions 1 and 2 disabled</div> <div>10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled</div> <div>01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)</div> <div>00: x8,x4,x4 - Device 1 functions 1 and 2 enabled</div>

```
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

```
10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled
01: Reserved - (Device 1 function 1 disabled ; function 2 enabled)
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```


```
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```

```
00: x8,x4,x4 - Device 1 functions 1 and 2 enabled
```



PEG DEFER TRAINING	
CFG7	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

CFG7	1: PEG Train immediately following xxRESETB de assertion
	0: PEG Wait for BIOS for training



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (RESERVED)

Size	Document Number
------	-----------------


Custom	<i>aPISA</i>
--------	---------------------

Rev	SA
-----	----


Date: Thursday, December 20, 2012

Sheet 7 of 73

VCCIO Output Decoupling Recommendation:
2 x 330 uF (3 x 330 uF for 2012 capable designs)
10 X 10UF
26 X 1UF



michael 2012/2/17 SB



Michael 2012/01/16

According to intel comment

R810 Unmount

For CRB VIDSOUT need to pull high 130 ohm closr to CPU and IMVP7
For CRB VIDALERT# need to pull high 75 ohm close to CPU

IVY-BRIDGE-GP-NF

(KC.NB001.887)

&ltCore Design>

緯創資通

Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd, Heichih

Title			
CPU (VCC CORE)			
Size Custom	Document Number		Rev
	aPISA		S
Date:	Thursday, December 20, 2012	Sheet 8 of	73



CPU (VCC CORE)

Size	
Custom	
Date:	

Document Number **aPISA**
Thursday, December 20, 2012


Sheet 8 of 73

SSID = CPU



VCCSA Voltage Select		
VID[1]	VID[0]	VCCSA
0	0	0.9 V
1	0	0.8 V
0	1	0.725 V
1	1	0.675 V

SSID = CPU





<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.



Title			CPU (VSS)
Size	Document Number	Rev	
A3	aPISA	SA	
Date:	Thursday, December 20, 2012	Sheet	10 of 73

SSID = MEMORY

H = 5.2mm
(STD Type)



-2





		DIMM1 (62 10024 P41)	
M_A A0	98	A0	
M_A A1	97	A1	
M_A A2	96	A2	
M_A A3	95	A3	
M_A A4	92	A4	
M_A A5	91	A5	
M_A A6	90	A6	
M_A A7	86	A7	
M_A A8	89	A8	
M_A A9	85	A9	
M_A A10	107	A10/AP	
M_A A11	84	A11	
M_A A12	83	A12	
M_A A13	119	A13	
M_A A14	80	A14	
M_A A15	78	A15	
	79	A16/BA2	
	109	BA0	
	108	BA1	
M_A DQ0	5	DQ0	
M_A DQ1	7	DQ1	
M_A DQ2	15	DQ2	
M_A DQ3	17	DQ3	
M_A DQ4	4	DQ4	
M_A DQ5	6	DQ5	
M_A DQ6	16	DQ6	
M_A DQ7	18	DQ7	
M_A DQ8	21	DQ8	
M_A DQ9	23	DQ9	
M_A DQ10	33	DQ10	
M_A DQ11	35	DQ11	EV
M_A DQ12	22	DQ12	
M_A DQ13	24	DQ13	VD
M_A DQ14	34	DQ14	
M_A DQ15	36	DQ15	
M_A DQ16	39	DQ16	
M_A DQ17	41	DQ17	
M_A DQ18	51	DQ18	
M_A DQ19	53	DQ19	NC#
M_A DQ20	40	DQ20	
M_A DQ21	42	DQ21	
M_A DQ22	50	DQ22	
M_A DQ23	52	DQ23	
M_A DQ24	57	DQ24	
M_A DQ25	59	DQ25	
M_A DQ26	67	DQ26	
M_A DQ27	69	DQ27	
M_A DQ28	56	DQ28	
M_A DQ29	58	DQ29	
M_A DQ30	68	DQ30	
M_A DQ31	70	DQ31	V
M_A DQ32	129	DQ32	V
M_A DQ33	131	DQ33	V
M_A DQ34	141	DQ34	V
M_A DQ35	143	DQ35	V
M_A DQ36	140	DQ36	V
M_A DQ37	142	DQ37	V
M_A DQ38	147	DQ38	V
M_A DQ39	149	DQ39	V
M_A DQ40	147	DQ40	V
M_A DQ41	149	DQ41	V
M_A DQ42	157	DQ42	V
M_A DQ43	159	DQ43	V
M_A DQ44	146	DQ44	V
M_A DQ45	148	DQ45	V
M_A DQ46	158	DQ46	V
M_A DQ47	160	DQ47	V
M_A DQ48	163	DQ48	V
M_A DQ49	165	DQ49	V
M_A DQ50	175	DQ50	V
M_A DQ51	177	DQ51	V
M_A DQ52	164	DQ52	V
M_A DQ53	166	DQ53	V
M_A DQ54	174	DQ54	V
M_A DQ55	176	DQ55	V
M_A DQ56	181	DQ56	V
M_A DQ57	183	DQ57	V
M_A DQ58	191	DQ58	V
M_A DQ59	193	DQ59	V
M_A DQ60	180	DQ60	V
M_A DQ61	182	DQ61	V
M_A DQ62	192	DQ62	V
M_A DQ63	194	DQ63	V
M_A DQS0	10	DQS0#	
M_A DQS1	27	DQS1#	
M_A DQS2	45	DQS2#	
M_A DQS3	62	DQS3#	
M_A DQS4	135	DQS4#	
M_A DQS5	152	DQS5#	
M_A DQS6	169	DQS6#	
M_A DQS7	186	DQS7#	
M_A DQSO	12	DQSO	
M_A DQSI	29	DQSI	
M_A DQS2	47	DQS2	
M_A DQS3	64	DQS3	
M_A DQS4	137	DQS4	
M_A DQS5	154	DQS5	
M_A DQS6	171	DQS6	
M_A DQS7	188	DQS7	
	116	ODT0	
	120	ODT1	
	126		
	1		
	30	RESET#	
	203	VTT1	
	204	VTT2	

SSID = MEMORY

H = 5.2mm
(Reverse Type)


20121012 Jerry
Modify

DIMM VREF OP1



-2

Place these caps
close to VTT1 and
VTT2.





<<>> M_B_DQS[7:0] 6
<<>> M_B_DQS[7:0] 6

20121012 Jerry
Modify

6 M_B_DIM0_ODT0
6 M_B_DIM0_ODT1

11,28 DDR3_DRAMRST#



2011/9/30

change the P/N of DIMM SLOT


Done

Note:

SO-DIMMB SPD Address is 0xA4
SO-DIMMB TS Address is 0x34

SO-DIMMB is placed farther from
the Processor than SO-DIMMA

SODIMM B DECOUPLING




Layout Note:
Place these Caps near
SO-DIMMB.

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			DDR3-SODIMM2	
Size	Document Number	aPISA		Rev
Custom				SA
Date:	Thursday, December 20, 2012	Sheet	12	of 73



DDI Port B Detect:(SDVO_CTRL_DATA)
1: Port B detected
0: Port B not detected






SSID = PCH



For HM70
USB3.0 ports 3 and 4 are disabled
on 2 SuperSpeed port-capable SKUs

A16 swap override Strap/Top-Block
Swap Override jumper

PCI_GNT#3 Low = A16 swap
override/Top-Block
Swap Override enabled
High = Default



Debug Port device (DPD) must be high-speed capable and connect directly to Port 1 and Port 9 on PCH-based systems (such as, the DPD cannot be connected to Port 1/Port 9 through a hub. When a DPD is detected the PCH EHCI will bypass the integrated Rate Matching Hub and connect directly to the port and the DPD.).

Capres Chipset	
Total number of USB ports	8 ⁸
• USB 3.0 Capable Ports (SuperSpeed and all USB 2.0 speeds)	2 ⁹
• USB 2.0 Only Ports	6

8. USB ports 4, 5, 6, 7, 12 and 13 are disabled on 8 port SKUs.

9. USB 3.0 ports 3 and 4 are disabled on 2 SuperSpeed port-capable SKUs.

Debug Port device (DPD) must be high-speed capable and connect directly to Port 1 and Port 9 on PCH-based systems (such as, the DPD cannot be connected to Port 1/Port 9 through a hub. When a DPD is detected the PCH EHCI will bypass the integrated Rate Matching Hub and connect directly to the port and the DPD.).

USB Ext. port 1 (HS)
External debug port use on Huron river platform

USB Table 2011/10/12

Pair	Device
0	Front USB3.0 Ext. port 2
1	USB3.0 Ext. port 1
2	Touch
3	Front CR
4	X
5	X
6	X
7	X
8	Ext. USB2.0
9	Ext. USB2.0
10	Bluetooth
11	Webcam
12	X
13	X

2011/11/22
Add for rear USB overcurrent protection

USB 2.0 Overcurrent Pin Default Usage

Pin	Default Port Mapping	Pin	Default Port Mapping
OC0#	Port 0, Port 1	OC4#	Port 8, Port 9
OC1#	Port 2, Port 3	OC5#	Port 10, Port 11
OC2#	Port 4, Port 5	OC6#	Port 12, Port 13
OC3#	Port 6, Port 7	OC7#	Not Used


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (PCI/USB/NVRAM)		
Size	Document Number	aPISA	Rev SA
Date	Thursday, December 20, 2012	Sheet 14 of 73	


SSID = PCH

Signal Routing Guideline:
DMI_ZCOMP keep W=4 mils and routing length less than 500 mils.
DMI_IRCOMP keep W=4 mils and routing length less than 500 mils.




Deep S4/S5 Supported

Deep S4/S5 Not Supported





For platforms not supporting Deep S4/S5









- 1.VccSUS3_3 and VccDSW3_3 will rise at the same time (connected on board)
- 2.DPWROK and RSMRST# will rise at the same time (connected on board)
- 3.SLP_SUS# and SUSACK# are left as 'no connect'
- 4.SUSWARN# used as SUSWRDNACK/GPIO30




SSID = PCH



SSID = PCH



need resume GPIO



<Core Design>





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	PCH (SPI/RTC/LPC/SATA/IHDA)
-------	------------------------------------

Size Custom	Document Number	Rev
	aPISA	S
Date: Thursday, December 20, 2012	Sheet 17 of	73


SSID = PCH

Note:
For PCH debug with XDP, need to NO STUFF R2218



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4 should not float on the motherboard. They should be tied to GND directly.

	INTERNAL GFX	EXTERNAL GFX
R2205	DY	10K
R2206	100K	DY




FDI_OVRVLTG

FDI TERMINATION VOLTAGE OVERRIDE	
GPI037 (FDI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI_OVRVLTG

DMI TERMINATION VOLTAGE OVERRIDE	
GPI036 (DMI_OVRVLTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)



Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.




Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2111 DY)- DISABLED [DEFAULT]
	LOW (R2111)- ENABLED


GP108 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved via soft-strap. The default is integrated clock enable.

<p>The diagram shows a circuit where a resistor labeled R2212 connects pin PC4 GPIO28 to a power supply symbol labeled VCC.</p>	<p>This signal has a weak internal pull-up. The On-Die PLL voltage regulator is enabled when sampled high; When sampled low the On-Die PLL Voltage Regulator is disabled. NOTE: The internal pull-up is disabled after ROMSVT deasserts.</p>
---	---






U2301 for ANNIE flicker issue
R2312 for don't flicker solution



$V_{out} = 1.25 * (1 + R1/R2)$














Refer to NPCE795 shared SPI flash architecture





SB 公板 suggest delete 3D3V_S0, R2313
SPI only support 3D3V_S5
The same BIOS SPI ROM power

20121204 aPisa -1 Charles
0ohm short pad

SSID = PCH



SSID = PCH



<Core Design>

緯創資通 Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title PCH (VSS)

Size A3 Document Number aPISA Rev SA

Date: Thursday, December 20, 2012 Sheet 21 of 73

2012/09/04_aPisa_SA
Delete USB3.0 Power


USB3.0 CONNECTOR FROM Co-lay




2012/07/10 USB3.0 Redriver

2012/07/12
If use NXP
R112, R118= 0ohm
R80=NC
If use TI
R112, R118, R80= 0ohm



2012/08/18_aPisa_SA
Delete USB3.0 Connector




2012/08/24_aPisa_SA ADD AUBD1 connector




2012/09/10_aPisa_SA
ADD EMC protect




Pin	Net	Note
1	Audio_GND	GND
2	MIC	O analog
3	MIC_Verf	O analog
4	Audio_GND	GND
5	Line out_R	O analog
6	Line out_L	O analog
7	Line out_JD	I analog
8	Audio_GND	GND



2012/08/24_aPisa_SA Modify Pin define




Pin	Net	Note
1	GND	GND
2	USB 3V	I/O card reader
3	USB 3V	I/O card reader
4	GND	GND
5	Switch	I/O panel on/off
6	GND	GND
7	USB2.0 D+ #1	I/O card reader
8	USB2.0 D- #1	I/O card reader
9	GND	GND
10	GND	GND
11	USB3.0 TX+ #1	I/O USB3.0
12	USB3.0 TX- #1	I/O USB3.0
13	GND	GND
14	USB2.0 D+ #1	I/O USB3.0
15	USB2.0 D- #1	I/O USB3.0
16	GND	GND
17	USB3.0 RX+ #1	I/O USB3.0
18	USB3.0 RX- #1	I/O USB3.0
19	GND	GND
20	GND	GND
21	USB 5V	I/O USB3.0
22	USB 5V	I/O USB3.0
23	GND	GND
24	GND	GND
25	reserve	
26	reserve	



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Front BD Connector
aPISA

Size A3
Date: Thursday, December 20, 2012
Sheet 22 of 73



(SD, SDHC, MMC, MS, MS_Pro, XD)

2012/07/12 Jerry

Card reader move to small board

www.aitech1.ru

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RTS5138 (CARD READER)

Size
Custom

Document Number

aPISA

Rev

SA

Date: Thursday, December 20, 2012

Sheet 26 of 73


Power Sequence

2011/9/22


*Reserve for
system power
ok*



ANNIE Run Power




EUP Power



<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<i>RUN POWER & SEQUENCE</i>			
Size Custom	Document Number		Rev
	<i>aPISA</i>		<i>SA</i>
Date:	Thursday, December 20, 2012	Sheet 27 of	73



20121012 Jerry
Delete

202121016_aPisa_SB Charles
modify DIMM VREF

12 DDR_WR_VREF01_D1 <<< 2 9 5 4 2 9 11

9 M_VREF_DQ_DIMM1_C >>> 1 3 2 1 3 9 11

16,28 DRAMRST_CNTRL_PCH >>> 1 3 2 1 3 9 11

202121024_aPisa -1 Charles
0ohm short pad

20121016 aPisa SB Charles
unmount R3711, R3710, R3703, Q1701

Q3701 (R)
2N7002K-2-GP
84.2N702.J31
2ND = 84.2N702.031

www.aite

SB

S3 Power Reduction Circuit SM_DRAMPWROK

CEKLT V1.0: PCH to 1K,CUP to 200R

73.01G09.AAH

OD AND_gate required

For U3701 not OD AND gate

20121204 aPisa-1 Charles unmount

20121204 aPisa-2 Charles

20121204 aPisa SB Charles Don't support DS3 DRAM power ok

20121204 aPisa-2 Charles 1ohm short pad

105V_S3

R3706
1KR2J-1-GP

R3709

0R0402-PAD-2-GP

20121204 aPisa-1 Charles
Dohm short pad

5 SM_DRAMRST# >>>

S

D

G

R3718

SM_DRAMRST#_D 1 2 >>> DDR3_DRAMRST# 11,12

0R0402-PAD-2-GP

20121204 aPisa-1 Charles
Dohm short pad

C3702
SC100P50V2JN-3GP

C3703 (R)

2ND = 84.2N702.031

84.2N702J31

2N7002K-2-GP

SB to -1

DRAMRST_CNTRL_PCH 16,28

C3703 (R)

1 DRAMRST_CNTRL_PCH

SCD047U16V2KX-1-GP

<Core Design>

20121016 aPisa SB Charles
Don't support DS3
DRAM reset



Title			
ADAPTER OCP / S3 reduction			
Size A3	Document Number aPISA		Rev SA
Date:	Thursday, December 20, 2012	Sheet 28 of	73

ANNIE solution

Michael 2011/12/12

Remove Power connector about aNice
Remain DC IN Jack

2011/9/19
change AD+ to DCBATOUT
20121016_aPisa_S8 Charles
Add F7 (O) for OCP solution




Michael 2011/2/15

change the P/N of PU3802 and PU3804

20121119 aPisa -1A Charles
BOM Review
Mount Only for w/o OCP manual

Check ?




20121018_aPisa_S8 Charles
Unmount


$$GAIN1 = VO / (V2 - V1) = R2 / R1$$

20110209

$$GAIN2 = 1 + R2 / R1$$



R2924 : OCP 135W
R2925 : OCP 90W



20121114 aPisa -1A Charles
Add 6pcs 100pF 0402 for 19V EMI issue

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File			
DCIN JACK			
Size	Document Number	Rev	
Custom	aPISA	SA	
Date:	Thursday, December 20, 2012	Sheet	29 of 73

2012/08/18_aPisa_SA

Delete BATT CONN

www.aitech1.ru

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

BATT CONN

Size
A4


Document Number

aPISA


Rev
SA

Date: Thursday, December 20, 2012

Sheet 30 of 73




3D3V_PWR / 5V_PWR



TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
VREG3 or VREG5	400kHz	500kHz

SKIPSEL	VREG3 or VREG5	VREF (2V)	GND
Operating Mode	OOA Auto Skip	Auto Skip	PWM only

```
SSID = CPU.Regulator
```



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **ISL95836 (VRM)**

Size C	Document Number aPISA
-----------	---------------------------------

Rev
SA

Date: Thursday, December 20, 2012

Sheet 32

84.00172.037 SIR172DP 84.00460.037 SIR460DP
 Vgs @ 4.5V, Vgs @ 4.5V,
 Id = 12.9A, Id = 19.4A,
 Rds(on) = 10.3~12.4mohm, Rds(on) = 4.9~6.1mohm,

VIN RIPPLE CURRENT $I_{max}=3.03A$

PWR_GFXCORE1_DCBATOUT

20121007 Charles
 Marge material

$I_{ccTDC}=12A$
 $I_{ccMaz}=18A$

0.36uH, DCR=1.05 mohm, Idc=30A

20121119 aPisa -1A Charles
 follow Power team request


330uF / 2.5V, ESR=6.0mohm

Place near choke of AXG Phase1

2012/09/03 PISA
 (Vendor suggestion)

20121120 aPisa -1A Charles
 power team request

20121204 aPisa -1 Charles
 0ohm short pad




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,
 Taipei Hsien 221, Taiwan, R.O.C.

File	ISL95836 (VCC GFXCORE)	Rev	SA
Size	Document Number		
C	aPISA		
Date:	Thursday, December 20, 2012	Sheet	34 of

84.00172.037 SIR172DP
 Vgs @ 4.5V,
 Id = 12.9A,
 Rds(on) = 10.3~12.4mohm,

84.00460.037 SIR460DP
 Vgs @ 4.5V,
 Id = 19.4A,
 Rds(on) = 4.9~6.1mohm,



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title 1D05V(ISL95870B)
 Size Custom Document Number aPISA
 Date: Thursday, December 20, 2012 Sheet 35 of 73

Title			
DDR 1D5V & 0D75V (TPS51211)			
Size	Document Number		Rev
Custom	aPISA		SA
Date:	Thursday, December 20, 2012	Sheet 36	of 73

APL5932 for 1D8V_S0

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

1D8V LDO(APL5932)

Size	Document Number
------	-----------------

aPISA


Rev

SA

Date: Thursday, December 20, 2012

Sheet 37 of 73




TPS51461 for VCCSA



VID0	VID1	VCCSA
L	L	0.9V
L	H	0.8V(SV)
		0.85V(ULV)
H	L	0.725V
H	H	0.675V


TYPE	PR4813
SV	DY
ULV	33K

SSID = VIDEO



20121014 aPisa SB Charles
Add comm-mode choke, EMC Cap
for PCH to LVDS

20121112 aPisa -1A Charles
Add F7-U to mount only when 70 SKU



LVDS For Scalar

56	TX00	TX00
56	TX00a	TX00a
56	TX01	TX01
56	TX01a	TX01a
56	TX02	TX02
56	TX02a	TX02a
56	TX0C	TX0C
56	TX0Ca	TX0Ca
56	TX03	TX03
56	TX03a	TX03a
56	TX0E	TX0E
56	TX0Ea	TX0Ea
56	TXE1	TXE1
56	TXE1a	TXE1a
56	TXE2	TXE2
56	TXE2a	TXE2a
56	TXEC	TXEC
56	TXECa	TXECa
56	TXE3	TXE3
56	TXE3a	TXE3a

56 SCALAR_BKLT_CTRL << SCALAR BKLT CTRL

56 SCALAR_VDD_EN >> SCALAR VDD EN

56 BLON_EN# >> BLON EN#

52 SIO_BKLT_CTRL >> SIO BKLT CTRL

2012/08/23_aPisa_SA

LVDS For PCH

13	PCH LVDS0_LC_	>>>	PCH LVDS0_LC_
13	PCH LVDS0_LC+	>>>	PCH LVDS0_LC+
13	PCH LVDS0_L0_	>>>	PCH LVDS0_L0_
13	PCH LVDS0_L0+	>>>	PCH LVDS0_L0+
13	PCH LVDS0_L1_	>>>	PCH LVDS0_L1_
13	PCH LVDS0_L1+	>>>	PCH LVDS0_L1+
13	PCH LVDS0_L2_	>>>	PCH LVDS0_L2_
13	PCH LVDS0_L2+	>>>	PCH LVDS0_L2+
13	PCH LVDS0_L3_	>>>	PCH LVDS0_L3_
13	PCH LVDS0_L3+	>>>	PCH LVDS0_L3+

13	PCH LVDSB_LC_	>>>	PCH LVDSB_LC_
13	PCH LVDSB_LC_	>>>	PCH LVDSB_LC_
13	PCH LVDSB_L0_	>>>	PCH LVDSB_L0_
13	PCH LVDSB_L0_	>>>	PCH LVDSB_L0_
13	PCH LVDSB_L1_	>>>	PCH LVDSB_L1_
13	PCH LVDSB_L1_	>>>	PCH LVDSB_L1_
13	PCH LVDSB_L2_	>>>	PCH LVDSB_L2_
13	PCH LVDSB_L2_	>>>	PCH LVDSB_L2_
13	PCH LVDSB_L3_	>>>	PCH LVDSB_L3_
13	PCH LVDSB_L3_	>>>	PCH LVDSB_L3_

3,56 LVDS_BKLT_CTRL << LVDS BKLT CTRL
13 LVDS_VDD_EN >> LVDS VDD EN
13,52 LVDS_BL_EN >> LVDS BL EN




Figure 1 illustrates the 128-bit data path of the proposed architecture. It shows a sequence of 12 operations, each involving a 128-bit input, a 128-bit key, a 128-bit function block, and a 128-bit output. The function blocks are labeled with (S) for S-box and (P) for permutation. The outputs are labeled with TXE0+2, TXE1+, TXE2+, TXE3+, TXE4+, TXE5+, TXE6+, TXE7+, TXE8+, TXE9+, TXE10+, and TXE11+.

20120709 Jerry Delete HDMI out Function


20120709 Jerry
Delete HDMI out Function

HDMI-IN


HDMI

Use 62.10078.041 30u -> NG for production
-1A change to use 62.10078.291 and check
alternate source

Connector




EMI/ESD near Connector



change the 3D3V_S5 to 3D3V_A

EMI/ESD near Connector




www.aitech1.ru

Michael 2011/12/01
All 10K RES "Reserve"
Vendor Comment


HDMI_CLK & DATA level shift

don't need from Scalar



Michael 2011/12/02
Add 0ohm and unmount
Common mode choke

Down size/cost Charles 20121004



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

HDMI IN			
Size	Document Number	Rev	SA
C	aPISA		
Date:	Thursday, December 20, 2012	Sheet	41 of 73

2012/08/18_aPisa_SA
Delete G-SENSOR

www.aitech1.ru

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title

G-SENSOR

Size Custom

Document Number

Rev

aPISA


SA

Date: Thursday, December 20, 2012




Sheet 42 of 73

Chrome OBR Fun

2012/09/07_aPisa_SA
Add OBR Button



20121205 Charles
Add EMI solution



<Core Design>



<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
ChromeOS OBR / Debug connector			
Size A4	Document Number aPISA		Rev SA
Date:	Thursday, December 20, 2012	Sheet 43	of 73

SSID = SATA

SATA HDD Connector


Michael 2012/01/03

pin define is based on David's comment




2012/08/18_aPisa_SA

Layout: Put them together




Michael 2011/02/13 SB
ODD/HDD power were independent

ODD SATA POWER CONNECTOR



Front View



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			HDD/ODD	
Size	Document Number	aPISA		Rev
Custom		SA		
Date:	Thursday, December 20, 2012	Sheet	44	of 73



2012/08/18_aPisa_SA
ADD ODD

20.60341.104: 4pin right angle
20.60334.103: 3pin right angle

SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil


SPI ROM Equal length need to less than 500mil



SSID = RBATT

-1 for RTC Leakage

Clear CMOS



2011/9/30

Add CLR CMOS circuit

1	NC
2	RTC_RST
3	GND

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

SPI/RTC

	Size
	Custom

Document Number


aPISA

Date: Thursday, December 20, 2012


Sheet 4

Rev
SA



2



2012/07/09 Jerry
Delete USB3.0 Port



USB 3.0 Connector	
Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX- SuperSpeed RX
6	StdA_SSRX+
7	GND
8	StdA_SSTX- SuperSpeed TX
9	StdA_SSTX+




```
SSID =USB2.0
```


USB Port12 -> WEB CAM

2011/10/18


20110114 co-layout



USB Port 7 -> TOUCH



DMIC Connector





2012/06/29 Jerry
Delete RF Function

2012/06/29 Jerry
Delete IR Function

USB Port 8, 9-> REAR I/O

Reserve EMI
CMM Choke



©Core Design

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,

Title	Rear USB/TOU/Dongle/Web Cam
-------	------------------------------------

Size	Document Number	Rev
Custom	aPISA	S
Date:	1/13/2012 1:30:00 PM 2/1/2012	Sheet 48 of 79

SSID = Wireless and Bluetooth

2011/11/29

Michael

ADD USB for BT Function

Mini Card Connector(Wireless LAN+BT)

2012/06/26_ROME SA Change symbol to 5.2mm

Michael 2011/11/29

Change 1D5V_MEM to 1D5V_S0

Height: 5.2mm


T-CONN: 62.10043.831

BELLWETHER: 62.10043.A81

Michael 2011/11/29

Change 3D3V_S0 to 3D3V_EUP


20121203 aPisa -1 Charles
un-mount & short Wire for signal trace



20121021 Jerry
Marge material

Michael 2011/11/29



ADD PCIE_WAKE# ADD R1090



Michael 2011/11/29

Add W3_DISABLE_N for Bluetooth

Add R1091 and R1089



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Mini PCIE Card WLAN / BT

Size
Custom

Document Number

aPISA

Rev
SA

Date: Thursday, December 20, 2012

Sheet 49 of 73


2012/08/18_aPisa_SA

Delete mSATA

www.aitech1.ru

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Mini PCIE Card mSATA			
Size	Document Number		Rev
Custom	aPISA		SA
Date:	Thursday, December 20, 2012		Sheet 50 of 73



TPM Header


2012/09/07_aPisa_SA

Add TPM Header

www.aitech1.ru

17,52 INT_SERIRQ <<>>

15 SUS_STAT_N <<>>



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Debug connector

Size
A4

Document Number

aPISA

Rev

SA


Date: Thursday, December 20, 2012

Sheet 51 of 73


www.aitech1.ru

SSID = SDIO

AO3418 NMOS 3.1A, 60mohm, Vgs=10V
 NMOS H: Enable L:Disable
 3.1A 60 mohm(10V)
 (Vds 30V, Vgs 12V)



Scalar IC Power



Scalar Spec Table

GPI input		From	High	Low	Default
Pin69	GPI-1 PC Power ON PM_SLP_S3# 15,27,28,37,52,53,56	SB	PC	Monitor	Monitor
Pin109	GPI-2 Mode change/ Panel OnOff	SW	Normal	Touch	PC: PC (PC->HDMI) Monitor: HDMI, VGA (HDMI)






GPO output

Pin55	GPO-2 Panel On/OFF SCALAR_VDD_EN 39,56	Scalar	ON	OFF	PC: ON Monitor: Detect Signal
Pin104	GPO-3 PC/Monitor PC_MONITOR_SW 24,56	Scalar	PC	Monitor	PC: PC, Monitor: HDMI, VGA
Pin101	GPO-5 Video BLON_EN# 39,56	Scalar	Disable	Enable	Disable
Pin72	GPO-6 Audio Mute SHDN_MUTE_AP_CTL 24,56	Scalar	on-Mute	MUTE	MUTE




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.





Title			SCALAR POWER (RTD2483AD)	
Size	Document Number	aPISA		Rev
Custom				SA
Date:	Thursday, December 20, 2012	Sheet	57	of 73



2012/09/10 aPisa_SA
2012/09/30 aPisa_SB
Modify H4 symbol




2012/12/10 aPisa -1 Charles
change symbol as stand-off it's self



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		STAND OFF/HOLE/EMI CAP	
Size	Document Number	Rev	
A3	aPISA	SA	
Date:	Thursday, December 20, 2012	Sheet	58 of 73



<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU MARS-XT(PEG)

Size


Document Number

Rev




















SA

Date: Thursday, December 20, 2012

Sheet 59 of 73



Reserve EEPROM for VBIOS



Resistor Divider Lookup Table for Bits [3:1]


R _{pu} (Ω)	R _{pd} (Ω)	Bits [3:1]
NC	4750	000
8450	2000	001
4530	2000	010
6980	4990	011
4530	4990	100
3240	5620	101
3400	10000	110
4750	NC	111

Note: 0402 1% resistors are required.


Capacitor Lookup Table for Bits [5:4]

Capacitor Value (nF)	Bits [5:4]
680	00
82	01
10	10
NC	11

Aperture Size = 256MB



PS_1[1]=1 => PCIe GEN3 is supported



PS_3[3-1] => MEM_ID setting, need decide for AMD



Core Design

緯創資通 Wistron Corporation
21F, 8C, Sec.1, Hsin Tai Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File
Size
Date: Thursday, December 20, 2012
Document Number
Sheet 60 of 73
Rev
SA

Table 3-31 Multi-level Pin Straps


MLPS Bit	Strap Name	Description	Recommended Settings
PS_0[1] PS_0[2] PS_0[3]	ROM_CONFIG[0] ROM_CONFIG[1] ROM_CONFIG[2]	If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type. If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size. See Primary Memory Aperture Size (p. 48).	Design dependent, see the description.
PS_0[4]	N/A	Reserved for internal use only. Must be 1 at reset.	1
PS_0[5]	AUD_PORT_CONN_PINSTRAP[0]	The LSB (least significant bit) of the strap option that indicates the number of audio-capable display outputs.	Design dependent, see the description.
PS_1[1]	STRAP_BIF_GEN3_EN_A	PCIe GEN3 capability. 1 = PCIe GEN3 is supported. 0 = PCIe GEN3 is not supported.	Design dependent, see the description.
PS_1[2]	STRAP_BIF_CLK_PM_EN	Determines whether or not the PCIe reference clock power management capability is reported in the PCI configuration space (otherwise known as CLKREQB). 0 = The CLKREQB power management capability is disabled. 1 = The CLKREQB power management capability is enabled.	0
PS_1[3]	N/A	Reserved for internal use only. Must be 0 at reset.	0
PS_1[4]	STRAP_TX_CFG_DRV_FULL_SWING	Control the transmitter full-half-swing mode. 0 = The transmitter half-swing is enabled. 1 = The transmitter full-swing is enabled.	1
PS_1[5]	STRAP_TX_DEEMPH_EN	PCI EXPRESS® transmitter, deemphasis enable. 0 = Tx deemphasis disabled. 1 = Tx deemphasis enabled.	Design dependent, see the description.
PS_2[1] PS_2[2]	N/A N/A	Reserved.	N/A N/A
PS_2[3]	STRAP_BIOS_ROM_EN	To enable the external BIOS ROM device. 0 = Disable the external BIOS ROM device. 1 = Enable the external BIOS ROM device.	Design dependent, see the description.

MLPS Bit	Strap Name	Description	Recommended Settings
PS_2[4]	STRAP_BIF_VGA_DIS	VGA disable determines whether or not the card will be recognized as the system's VGA controller (through the SUBCLASS field in the PCI configuration space). 0 = VGA controller capacity enabled. 1 = The device will not be recognized as the system's VGA controller.	0
PS_2[5]	N/A	Reserved	N/A
PS_3[1] PS_3[2] PS_3[3]	BOARD_CONFIG[0] BOARD_CONFIG[1] BOARD_CONFIG[2]	Board configuration related strapping, such as for memory ID	Design dependent, see the description.
PS_3[4] PS_3[5]	AUD_PORT_CONN_PINSTRAP[1] AUD_PORT_CONN_PINSTRAP[2]	Determines the maximum number of digital display audio endpoints that will be presented to the OS and user. This should be set to the maximum number of digital display audio outputs that can be enabled simultaneously in the product, which is limited by the ASIC silicon itself, the number and type of connectors on the board (DP/HDMI), and the number of sinks for each DP connector (the DP MST link policy of the video driver). Unused endpoints should be disabled. This pin strap is encoded as an active low binary as follows to ensure zero enables all endpoints. 111 = No usable endpoints. 110 = One usable endpoint. 101 = Two usable endpoints. 100 = Three usable endpoints. 011 = Four usable endpoints. 010 = Five usable endpoints. 001 = Six usable endpoints. 000 = All endpoints are usable.	Design dependent, see the description.


Note: AUD[1] (on HYSN) and AUD[0] (on VSYNC) still need to be properly pin strapped even in a MLPS-based design.

JTAG SIGNAL OPTION

Signal	Normal mode	Debug mode	pilot run mode
TESTEN	"0" (PD)	"1" (PU)	"0" (PD)
JTAG_TRST#	"1" (PU)	"1" (PU)	NC
JTAG_TCK	"0" (PD)	"1" (PU)	NC
JTAG_TMS	"1" (PU)	"1" (PU)	NC






THERMAL PROTECTION



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	GPU (GPIO/STRAP)	
Size A3	Document Number	Rev SA
Date: Thursday, December 20, 2012	Sheet 62	of 73




For dual link DVI using DPA AND DPB, DPA_VDDxx and DPB_VDDxx can be shared respectively

For dual link DVI using DPC AND DPD, DPC_VDDxx and DPD_VDDxx can be shared respectively

For dual link LVDS, DPE_VDDxx and DPF_VDDxx can be shared respectively

www.aitech1.ru



www.aitech1.ru

128M*16 VRAM

72.42164.G0U - SAMSUNG K4W2G1646E-BC11

72.52G63.C0U - Hynix H5TQ2G63DFR-11C

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title GPU-VRAM1,2		
Size A3	Document Number aPISA	Rev SA
Date: Thursday, December 20, 2012	Sheet 64	of 73

www.aitech1.ru

128M*16 VRAM



72.42164.G0U - SAMSUNG K4W2G1646E-BC11

72.52G63.C0U - Hynix H5TQ2G63DFR-11C

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			GPU-VRAM3,4
Size	Document Number	Rev	
A3	aPISA	SA	
Date:	Thursday, December 20, 2012	Sheet	65 of 73




APL5912 for 0D95V_VGA_S0

Iomax=3.2A




www.aitech1.ru

APL5932 for 1D8V_VGA_S0




3D3V_VGA_S0



Michael 2011/12/16
Remove Q9305 (EN 3D3V_VGA_S0)

1D5V_VGA_S0

20110103
GPU VCORE -> MEMORY POWER



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title DISCRETE VGA POWER		
Size A3	Document Number aPISA	Rev SA
Date: Thursday, December 20, 2012	Sheet 68 of 73	


2012/08/18_aPisa_SA

Delete NFC

www.aitech1.ru

<Core Design>


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title <div>NFC / Proximity</div>	
Size <div>A4</div>	Document Number <div>aPISA</div>
Date <div>Thursday, December 20, 2012</div>	Rev <div>SA</div>
Sheet 69 of 73	



SYS_PWROK Generation

SYS_PWROK is expected to be asserted when indicating that the system is ready to release PLTRST#. Figure 2-2 shows the recommended power-on sequencing flow steps from SLP_S3# deassertion until PLTRST# is deassertion.

2. Flow Diagram for SYS_PWROK Generation




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

SEQUENCE DIAGRAM			
Title	Document Number	Rev	SA
Size A3	aPISA		
Date: Thursday, December 20, 2012	Sheet 70	of 73	


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

